Block diagram of my implementation of a Reed-Solomon decoder. Normally, I prefer not to have a parallel path that merges in the block diagram. Doing such tends to introduce more errors with module interconnection. In this case, there wasn’t a meaningful way to distribute the buffer across the check blocks. While the data could have been passed through each of the decoder stages, such would not have had any meaning.