The accumulator can be pipelined by creating an even accumulator, and an odd accumulator. The inputs to each accumulator are clocked on alternate cycles, and the mux selects the currently valid output.