In this diagram, the second register receives a clock edge. The value is updated to a ‘1’. In the first diagram, it was shown that this register should have been updated to a ‘0’.