VHDL and Division vs Shifting

VHDL Division

VHDL Division

This is the RTL schematic for the division of an 8b signed value by a constant 8. Notice that it infers an adder and some extra logic. This is much different than the C-style arithmetic shift right which would simply remove the three lsbs and use no logic.

Bookmark the permalink.

Comments are closed.