This is a timing diagram that shows an asynchronous “Trigger” signal that arrives at two different registers. It arrives at one register 1ns earlier than the other. When the clock arrives during this interval, the results no longer match what is implied by the code.