Welcome
Welcome to cdstahl.orgCategories
-
Recent Posts
- VHDL Procedures
- Exporting Hierarchy from Vivado
- VHDL and Division vs Shifting
- Inferring Multiple BRAMs
- SSH Host-Key Setup
- Numeric_Std vs Std_Logic_Unsigned
- Creative Uses of Addition
- Sandbox, Bit Counting
- Using GIT to Manage Builds
- Mixing LFSRs
- Affine Feedback Shift Register
- Verilog’s Casex Issue
- Linear Regression
- Non-Orthogonal Basis Vectors
- Viterbi Decoder, Traceback
Archives
Meta
Monthly Archives: June 2011
Affine Feedback Shift Register
Several previous articles have focused on linear feedback shift registers. These are very simple circuits which are very often used for generating “maximal” length sequences, which are sequences of all non-zero values of N bits. “Maximal” does not include the … Continue reading
Posted in Math
Comments Off on Affine Feedback Shift Register
Verilog’s Casex Issue
Verilog also has some academic constructs. Things that make sense for people who don’t want to design a structure. Casex is one example from Verilog.
Posted in Verilog
Comments Off on Verilog’s Casex Issue
Linear Regression
Previously, I had written an article about how to use non-orthogonal basis vectors for the modeling of sampled data. Here I show the same idea, but reformulated as a linear regression problem.
Posted in Math
Comments Off on Linear Regression