Welcome
Welcome to cdstahl.orgCategories
-
Recent Posts
- VHDL Procedures
- Exporting Hierarchy from Vivado
- VHDL and Division vs Shifting
- Inferring Multiple BRAMs
- SSH Host-Key Setup
- Numeric_Std vs Std_Logic_Unsigned
- Creative Uses of Addition
- Sandbox, Bit Counting
- Using GIT to Manage Builds
- Mixing LFSRs
- Affine Feedback Shift Register
- Verilog’s Casex Issue
- Linear Regression
- Non-Orthogonal Basis Vectors
- Viterbi Decoder, Traceback
Archives
Meta
Monthly Archives: April 2012
Inferring Multiple BRAMs
The width-changing buffer is a very common type of design. It can be generated from coregen, but coregen only generates NGC files for the simple RAMs. This becomes an issue if you want something to be configurable. It also means … Continue reading
Posted in FPGA
Comments Off on Inferring Multiple BRAMs
SSH Host-Key Setup
SSH host-keys can be a convenience, or can (potentially) increase security. Assuming it never becomes easy to directly defeat the encryption used by SSH, someone would need to know your username/password. With host-keys, they would also (likely) need to have … Continue reading
Posted in Embedded
Comments Off on SSH Host-Key Setup