Welcome
Welcome to cdstahl.orgCategories
-
Recent Posts
- VHDL Procedures
- Exporting Hierarchy from Vivado
- VHDL and Division vs Shifting
- Inferring Multiple BRAMs
- SSH Host-Key Setup
- Numeric_Std vs Std_Logic_Unsigned
- Creative Uses of Addition
- Sandbox, Bit Counting
- Using GIT to Manage Builds
- Mixing LFSRs
- Affine Feedback Shift Register
- Verilog’s Casex Issue
- Linear Regression
- Non-Orthogonal Basis Vectors
- Viterbi Decoder, Traceback
Archives
Meta
Monthly Archives: October 2010
Adding Python to VHDL
From previous articles, it might be obvious that I’m a fan of code-generation over the language features in VHDL. This is mainly because the vendors are always slow to adopt any existing parts of the VHDL standard. Further, portability is … Continue reading
Updated Reed-Solomon Encoder
When I originally wrote my Reed-Solomon encoder, I used the basic polynomial long division method directly. This made a lot of sense at the time. It turns out that there is actually a slightly better method.
Posted in FPGA, Math
Tagged code provided, reed solomon
Comments Off on Updated Reed-Solomon Encoder