Welcome
Welcome to cdstahl.orgCategories
-
Recent Posts
- VHDL Procedures
- Exporting Hierarchy from Vivado
- VHDL and Division vs Shifting
- Inferring Multiple BRAMs
- SSH Host-Key Setup
- Numeric_Std vs Std_Logic_Unsigned
- Creative Uses of Addition
- Sandbox, Bit Counting
- Using GIT to Manage Builds
- Mixing LFSRs
- Affine Feedback Shift Register
- Verilog’s Casex Issue
- Linear Regression
- Non-Orthogonal Basis Vectors
- Viterbi Decoder, Traceback
Archives
Meta
Tag Archives: simulation
Variables and Simulations
I typically design my VHDL components for ease of reuse. I like things that are easy to read/write and infer a clear structure. As such, I try to avoid variables as much as possible. This is because VHDL doesn’t allow … Continue reading
Xilinx’s ISIM and TCL
In Xilinx’s ISE 11, isim is another of the tools that was made by people who didn’t intend on using them. At least, not in the way they would be advertised to the end user. Really, the disconnect between the … Continue reading
Posted in Fundamentals
Tagged code provided, reed solomon, simulation
Comments Off on Xilinx’s ISIM and TCL